Regviz

Espressif Systems /ESP32-C3 /I2C0 /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C3/I2C0/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RESP_REC)RESP_REC 0 (SLAVE_RW)SLAVE_RW 0 (ARB_LOST)ARB_LOST 0 (BUS_BUSY)BUS_BUSY 0 (SLAVE_ADDRESSED)SLAVE_ADDRESSED 0RXFIFO_CNT0STRETCH_CAUSE 0TXFIFO_CNT0SCL_MAIN_STATE_LAST 0SCL_STATE_LAST

Description

I2C_SR_REG

Fields

RESP_REC

reg_resp_rec
SLAVE_RW

reg_slave_rw
ARB_LOST

reg_arb_lost
BUS_BUSY

reg_bus_busy
SLAVE_ADDRESSED

reg_slave_addressed
RXFIFO_CNT

reg_rxfifo_cnt
STRETCH_CAUSE

reg_stretch_cause
TXFIFO_CNT

reg_txfifo_cnt
SCL_MAIN_STATE_LAST

reg_scl_main_state_last
SCL_STATE_LAST

reg_scl_state_last

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd